Abstract-A Majority-Inverter Graph (MIG) is a homogeneous logic network, where each node represents the majority function. Recently, a logic optimization package based on the MIG datastructure, with 3-input majority node (M3) has been proposed [2], [30] . It is demonstrated to have efficient area-delay-power results compared to state-of-the-art logic optimization packages. In this paper, the Boolean algebraic transformations based on majority logic, i.e., majority Boolean algebra is studied. In the first part of this paper, we summarize a range of identities for majority Boolean algebra with their corresponding proofs. In the second part, we venture towards heterogeneous logic network and provide reversible logic mapping of majority nodes.
I. INTRODUCTION
In Boolean logic, the majority function is defined to be true if at least half of the inputs are true. Formally speaking, for n odd, M n (x 1 , x 2 , . . . , x n ) = 1, if and only if [x 1 + x 2 + · · · + x n ] ≥ 1 M 3 is referred as M , unless mentioned otherwise
A. Applications
Novel post-CMOS devices and systems, such as the Quantum-dot Cellular Automata (QCA) system, have reported realization of a majority Boolean logic gate [12] . Majority logic circuits with Quantum Flux Parametron (QFP) technology, which can achieve significantly higher clock speed compared to CMOS technologies, have been experimentally demonstrated at [14] . Li et al. have demonstrated 3-input majority logic gate using DNA strand displacement [16] . Interestingly, the study with devices capable of majority logic manipulation is not recent. As early as in 1960, Goto et al. demonstrated high-speed logical circuits with Esaki diodes (a.k.a. Tunnel Diodes). There, the majority logic circuit is realized first, and Boolean logic operations (∧, ∨) are implemented as special cases of Majority logic.
Independent of the majority-demonstrating non-CMOS devices, it was shown in [2] that, majority Boolean logic transformations can be helpful in optimization of CMOS-based logic circuits, with better or comparable results against state-of-theart logic optimization packages, e.g., AND-Inverter-Graphs (AIGs, [7] ) and Binary Decision Diagrams (BDDs, [24] ).
For the circuit complexity theorists, majority functions provide an interesting problem in the efficient circuit construction. Valiant showed the existence of polynomial-size, logarithmicdepth monotone formula for Majority function [26] . A variation of this construction also achieving logarithmic depth, using T (2, 3) gates, is proposed at [10] . There T (k, m) is threshold Boolean function, that evaluates true iff at least k of its m inputs are true. The proposed construction is utilized for linear and scalable secret sharing schemes.
Majority functions are also studied in relation to social choices and voting system. Corresponding theoretical study was done in [15] , [18] , where it was conjectured [15] and then proved [18] that for independent binary variables, where each input has low influence, majority function is most stable to noise, e.g., input bit-flips.
B. Previous Studies
Despite the wide range of applications for majority function, due to lack of interest in logic circuit community, majority Boolean algebra did not receive intensive study. In past, this was studied in the context of devices demonstrating majority operations, as it is being studied right now. To the best of our knowledge, majority decision logic was introduced in [17] and an axiom set is proposed in [8] . In these works, the notation of {x#y#z} is used to indicate M (x, y, z). Akers proposed a different notation style (x z y) and introduced a range of Majority identities matching with Boolean identities in [3] . For efficient manipulation of majority logic networks, transformation rules have been proposed in [17] , [2] . These works restricted the study in homogeneous M 3 logic networks. Efficacy of M 5 has been studied in [19] , [1] in the context of QCA. Expression of complex Boolean gates via M 5 and M 7 is explored in [25] .
In this paper, we adopt the axiomatic system proposed at [2] . We revisit the identities of Boolean algebra from the previous works and provide proofs of identities, for the sake of completeness. We also study the properties of majority Boolean algebra for heterogeneous logic networks. Finally, the reversible logic synthesis from majority networks is briefly reviewed.
II. HOMOGENEOUS MAJORITY LOGIC NETWORK
In this section first, corresponding to the standard Boolean algebra, we define a set of monotone and non-monotone laws for Majority Boolean algebra {B, M, ¬, 0, 1}. We provide a list of identities to operate on majority Boolean logic networks. For trivial results and for proofs reported earlier [2] , proofs are skipped. Finally, we establish correspondence between classical Boolean logic operators and Majority Boolean operations in the last two subsections.
A. Monotone and Non-monotone Laws
Among the monotone laws, associativity, commutativity, distributivity, and majority are already stated in the axiom Ω. From Ω.M , the following laws follow immediately:
Among the non-monotone laws, inverter propagation is already stated in the axiom Ω. We further define,
B. Majority Boolean Algebra: Identities
In this section, we list a comprehensive set of identities reported in the literature as well as present several new ones. For variable substitution (x replaced by y) within an expression z, the notation z x/y is used [2] . According to the effect achieved by the identity, those are grouped in expansion, contraction, or reshaping types. Note that, for easy reference, we listed also several axiomatic identities here. Several identities from the expansion can be applied in reverse direction to achieve expansion effect, e.g., M2 and M10 do the same transformation in opposite direction.
In [8] , a case-by-case analysis of the equality of the variables is done to provide several proofs. We note that, such an analysis is difficult for large expressions. Instead, the variable substitution technique proposed in [2] (here M13) suffices for deriving the proof from the axioms. Few exemplary proofs are demonstrated. Identities M1 and M3, used for the proofs can be easily derived from Ω.
Lemma 1. Identity M3 can be derived from Ω.
Proof:
C. Correspondence with Classical Boolean Algebra
Besides the ability to manipulate in majority Boolean algebra, it is also important to establish transformations between classical Boolean algebra {B, ∨, ∧, ¬, 0, 1}. The following equations allow such bi-directional transformations.
(1)
Though, the reduction of a Disjunctive/Conjunctive Normal Form (CNF/DNF) specification or an AND-Inverter Graph (AIG) to majority logic network can be accomplished with the aforementioned equations, it introduces redundancy in the circuit, which needs to be further optimized. This can be simply demonstrated with the following scenario.
M (x, y, z) = xy
Therefore, it is necessary to develop powerful theorems connecting classical and majority Boolean algebra. One such theorem is proposed in [17] . The theorem is presented in Equations 4 and 5.
where f i is a Boolean function without x as one of the literals. m n can be expressed as following.
and m 3 is M . In [17] , a proof of above theorem based on induction is provided. The utility of this theorem can be shown by fixing n to a certain value. For n = 3, equation 4 takes the following form.
Here, the internal Boolean expressions, such as (xf 1 +xf 3 ), can not be further decomposed with the same technique.
Rather, one needs to use the basic equations (equations 1, 2) to derive majority Boolean logic formulation. Nevertheless, the proposed theorem is useful if the original Boolean logic expression can be cleverly arranged. This is shown in [17] by deriving a majority logic expression for a full adder circuit. 2 Another decomposition, which does not require such an arrangement, is provided in [3] without proof. This is studied in the following subsection.
D. Majority-based Decomposition
The majority-based decomposition rule is presented in the following theorem. F (x, y, . . . , u) to  M (x, M (x, y, F (y, y, . . . , u)), M(x,ȳ, F (ȳ, y, . . . , u) )) follows classical and Majority Boolean algebra axioms.
Theorem 3. The decomposition of

Proof:
M (x, M (x, y, F (y, y, . . . , u)), M(x,ȳ, F (ȳ, y, . . . , u) y, F (x, y, . . . , u)), M(x,ȳ, F (x, y, . . . , u) 
In [2] , Majority Inverter Graph (MIG) is defined as a homogeneous logic network, where the nodes represent a 3-input majority function (M 3 ) and the edges can be complemented. The majority-based decomposition procedure can be repeatedly applied to derive MIG for the given Boolean function, as shown in the following figure 1. We illustrate the efficacy of the majority logic decomposition by developing the majority expression for the full adder sum, S = a ⊕ b ⊕ c i . Naïve application of equations 1 and 2 would result in a majority logic network of depth 4, where the primary inputs are considered to be at depth 0. By Theorem 3,
Note that this is a majority network with logical depth of 2. In this case, M (a, b, c i ) is shared with the circuit for 2 There is a typo in equation 15, last expression of [17] . The corresponding Fig. 3 is correctly drawn. generating carry bit. For a ripple-carry adder formation, the following result can be obtained easily.
Lemma 4. An n-bit adder can be represented with 3n nodes in MIG.
Further, from the decomposition procedure, the following lemma can be stated. Proof: From the decomposition procedure outlined in Theorem 3, it requires 3 nodes per variable decomposition. From these 3 nodes, 2 nodes are further decomposed. For these nodes, 2 edges lead to primary inputs and one edge leads to a reduced function. The decomposition continues until a majority function with only one variable is obtained, for which a primary input can be deduced. This gives rise to the following series for n-variable Boolean function.
Lemma 5. The MIG representation of an n-variable
It can be immediately observed that this bound is tight for 2-variable Boolean functions. For a MIG representation, (a ⊕ b) requires the most count of nodes, which is 3(2 1−1 −1) = 3. For large arithmetic circuits, it has been shown that M n , n > 3 can be beneficial for compactness of the representation as well as the final implementation if a rich cell library is available [19] , [1] . An improved bound for the MIG node count is presented recently in [23] , where minimum MIG representations are precomputed for functions up to 4 variables. In the following section, heterogeneity in majority Boolean algebra is explored.
III. HETEROGENEOUS MAJORITY LOGIC NETWORK
In this section, we first look into the axioms from Ω and report similar identities for the 5-input majority gate, M 5 . For a general case of M n , where n > 3, a full axiomatic system is recently developed and proposed in [30] . Our goal is slightly different in the sense that we want to explore a mix of diverse majority nodes. Therefore, identities combining M 5 and M 3 are expressed. Using those identities, results presented in [19] are derived. Finally, the rationale for heterogeneous majority Boolean network is investigated from the perspective of logical depth. In that context, capabilities of a configurable majority gate are studied.
A. Basic Identities of M 5
Similar to the axioms defined in Ω (section I), we define a set of identities for M 5 as following. We refer to those as Φ.
We omit the proofs since the proofs for the general case of n > 3 are already presented in [30] .
B. Identities on M 5 and M 3
Any majority function can be decomposed into an expression containing smaller majority functions. This is useful for deriving the identities as well as for computing the complexity of majority-based representation for a given Boolean function. For M 5 , the expression is as following.
By studying equation 7, following identities, apart from the basic identities mentioned in the previous subsection, can be derived. Some of these are listed in [1] (Table 1) .
M17:
Lemma 6. Identity M19 follows Φ and classical Boolean algebra axioms.
By identity M19, it is possible to simplify the sum S of a full-adder. To start with, we have the M 3 expression as following.
This simplification is used in [19] , [1] to derive a 2-element heterogeneous majority logic network for a full adder. Thus, it is possible to have an n-bit adder represented with 2n nodes in MIG, which is 50% smaller compared to the M 3 -only representation (Lemma 4). An interesting point to note is that for a majority-based full-adder structure, the sum logic is deeper (depth 2) compared to the carry logic (depth 1).
In contrast to equation 7, the following equation 8 provides an elaboration of M 5 only in terms of M 3 .
Lemma 7. Equation 8 follows Φ.
Proof: If both the first two constituents of the top-level M 3 operator in the RHS expression is true then, at least 3 members of the set {x 1 , x 2 , x 3 , x 4 , x 5 } are true. This satisfies the equivalence. If only one of these first two constituents are true, we can have two cases. Case I: x 1 is true. In this case, the LHS expression is true if both members of either of the sets {x 2 , x 3 } and {x 4 , x 5 } are true. That is evaluated in the final constituent expression of the top-level M 3 operator. Case II: x 1 is false. In this case, the LHS expression is true if exactly 3 members from the set {x 2 , x 3 , x 4 , x 5 } are true. If 3 elements from that 4-member set is chosen in any combination, it will evaluate to be true. Thus, the final constituent expression of the top-level M 3 operator holds true and validates the equivalence.
From the proof, it naturally follows that the equation 8 can be also expressed with a different combination of elements, such as the one given in the equation 9. It can also be noted that the identities M17, M18, M19 and M20 can be derived from the equation 8. A general approach for such decompositions is recently developed in [11] .
C. Boolean function Complexity Analysis for Majority Logic Network
Several complex Boolean gates have been derived from M 5 and M 7 in [1] and [25] respectively, albeit in the context of QCA. In [25] , it is proposed to use several inputs of a majority gate as configuration inputs and to set those as 0/1 to derive different complex multi-input logic gates out of the rest inputs. This can be considered as a generic field-programmable implementation with diverse majority gates and then, configuring some input bits to determine the functionality. From the perspective of circuit complexity theory [21] , [27] , this technique raises several interesting questions as following.
• For a given n-input Boolean function, what are the lower and upper bounds of the size of a homogeneous/heterogeneous MIG? • For a given n-input Boolean function, what are the lower and upper bounds of the depth of a homogeneous/heterogeneous MIG? We use the standard definitions of depth and size, i.e., the depth of a node is the length of the longest path from any primary input to the node. The depth of an MIG is the largest depth of a node. The size of an MIG is its number of nodes [2] . While a complete study of these questions is beyond the scope of the current paper, we briefly look into these.
It can be observed that with a depth-1 M 3 network, it is not possible to express all 2-variable Boolean functions. Among the 3-variable Boolean functions only ab ⊕ bc ⊕ ca can be expressed. However, by setting one variable to 0 and 1, depth-1 3 (2, 3) . The 2-variable functions are generated from the 3-variable function using Shannon expansion. The size of a majority network can be reduced if M 5 is used. Assuming unrestricted fanout, one may implement the most complex B 2 circuit for majority gates, using M 5 (¬M 3 (a, b, 0), ¬M 3 (a, b, 0), a, b, 0) . Hence, the following lemma can be easily established. Note that, for simpler functions one may use the M 3 , which is a constituent of M 5 , i.e.,
Proof: For the Boolean function a ⊕ b, M 5 (2, 2) suffices. However, with Shannon expansion, B 3 requires the implementation ofāf 1 + af 2 , for which no smaller M 5 expansion than utilizing three M 3 gates are known.
IV. REVERSIBLE LOGIC MAPPING OF MAJORITY NODES
Due to the efficiency of the MIG structure and potential realization of majority nodes in several emerging technologies, reversible logic mapping of majority nodes is interesting to study. One such mapping for M 3 is reported in [29] .
Fig. 2. Mapping of Majority Nodes to Reversible Circuits (I)
In [29] , a compact implementation of majority logic is presented using only 6 two-qubit gates. This is shown in the top of Fig. 2 . A naïve extension of that mapping to account for sharing of the inputs requires 3 ancilla lines and 9 gates. The case for one shared input is shown in the bottom of Fig. 2 . However these implementations are not optimal. By applying an exact synthesis method, we could prove that a realization with 3 Toffoli gates is the smallest in terms of gate count. This is shown in the Fig. 3 . Also shown is the realization which preserves all the inputs, requiring 9 gates and 1 ancilla line. 
V. SUMMARY AND OUTLOOK
Due to the emergence of new computing devices as well as the increasing complexity of logic circuits, majority-based circuit design is receiving renewed research attention. In this perspective, this paper made several contributions. Firstly, by summarizing classic and contemporary works, a comprehensive set of techniques for majority Boolean algebra operations is presented. The inter-relation between majority Boolean algebra and classical (AND-OR) Boolean algebra is investigated. Furthermore, heterogeneous majority Boolean networks are discussed along with their efficient mapping for reversible circuits.
Multiple, independent lines of research can be pursued from here, such as, extending current MIG synthesis flows to utilize the identities presented here; study of canonicity for Majority Inverter Graph, if a strict variable order and fixed decomposition procedure is adopted; and studying the effects of heterogeneous majority logic, particularly for arithmetic circuits.
